Article (4)
Evidence of trapping and electrothermal effects in vertical junctionless nanowire transistors Auteur(s): Y. Wang, Mukherjee Chhandak, H. Rezgui, M. Deng, Jonas Müller, S. Pelloquin, Guilhem Larrieu, C. Maneux Lien HAL : https://hal.science/hal-04297709 Nanoscale Thermal Transport in Vertical Gateall-around Junction-less Nanowire Transistors-Part II: Multiphysics Simulation Auteur(s): H. Rezgui, Mukherjee Chhandak, Y. Wang, M. Deng, A. Kumar, J. Müller, G. Larrieu, C. Maneux Lien HAL : https://hal.science/hal-04296531 Nanoscale Thermal Transport in Vertical Gate-All-Around Junctionless Nanowire Transistors—Part I: Experimental Methods Auteur(s): Mukherjee Chhandak, H. Rezgui, Y. Wang, M. Deng, A. Kumar, Jonas Müller, G. Larrieu, C. Maneux Lien HAL : https://hal.science/hal-04296517 3D Logic circuit design oriented electrothermal modeling of vertical junctionless nanowire FETs Auteur(s): Sara Mannaa, Arnaud Poittevin, Cédric Marchand, Damien Deleruyelle, Bastien Deveautour, Alberto Bosio, Ian O’connor, Chhandak Mukherjee, Yifan Wang, Houssem Rezgui, Marina Deng, Cristell Maneux, Jonas Müller, Sylvain Pelloquin, Konstantinos Moustakas, Guilhem Larrieu Lien HAL : https://hal.science/hal-04230911Conference proceedings (2)
Electrothermal modeling of junctionless vertical Si nanowire transistors for 3D logic circuit design Auteur(s): Yifan Wang, Mukherjee Chhandak, Houssem Rezgui, Marina Deng, Cristell Maneux, Sara Mannaa, Ian O’connor, Jonas Müller, Sylvain Pelloquin, Guilhem Larrieu Lien HAL : https://hal.science/hal-04231616 Thermal consideration in nanoscale gate-all-around vertical transistors Auteur(s): Guilhem Larrieu, Houssem Rezgui, Abhishek Kumar, Jonas Müller, Sylvain Pelloquin, Yifan Wang, Marina Deng, Aurélie Lecestre, Cristell Maneux, Mukherjee Chhandak Lien HAL : https://laas.hal.science/hal-04189328Send a email to Yifan WANG :
